Pregunta de entrevista de Intel Corporation
What is a fomal verification system
Respuesta de la entrevista
Anónimo
4 jun 2009
after the simulation when the schematic is made in the synthesis it is taken in parts and the logic verification is done thoroughly. it is different from gate level testing.