Multiple technical rounds, lots of conceptual questions, asked assertions and verilog ,System Verilog and UVM asked about output questions over four technical rounds, interviewers were friendly and helpful was not given offer