Pregunta de entrevista de Xilinx

Q: FPGA pipeline design and timing optimization