Pregunta de entrevista de Xilinx

Explain Hardware Interrupts and experience with cache design, cache coherence.