Pregunta de entrevista de Aceic Design Technologies

Deep copy vs shallow copy in systemVerilog