Pregunta de entrevista de Cerium Systems
5. Explain few low power design techniques
Respuesta de la entrevista
Anónimo
26 nov 2020
Clock Gating Power gating Multi threshold design Dynamic voltage frequency scaling Retention flip flop Multi voltage design (Level shifter used)